Lead RTL Design Engineer

Design and develop next-generation wafer-scale engine (WSE) hardware, driving RTL development from functional specification through micro-architecture and synthesis. Collaborate with design verification, DFT, physical design, and software/system teams to achieve performance, power, and scalable chip integration goals. Manage external ASIC vendors across the product development cycle and debug silicon-level functional, timing, and power issues during bring-up.