Sr Account Technical Executive II

Cadence Design Systems
California, San Jose
Workplace: OnsiteFull timeUSD 248,000 - 372,000 annuallyFunction: Solutions Engineering & Sales EngineeringExperience: 5-10 yearsEducation: bachelorsSkills: ["Communication","Technical leadership","Customer-facing collaboration","Translating technical detail to business value","Methodology development"]

Lead technical engagements for Digital IC, Custom IC, Analog, and RF design flows, with a primary focus on Innovus and Virtuoso platforms and related signoff technologies. Partner with customer design and CAD teams to improve layout productivity, quality, and time-to-market, while advancing capabilities like automation-assisted and constraint-driven layout. Translate customer pain points into actionable R&D requirements, define methodologies and best practices, and support executive discussions with measurable technical value. Travel ~25% within North America.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 day ago

Sr Account Technical Executive II

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 7 hours agoStatus: Live

Job Summary

Lead technical engagements for Digital IC, Custom IC, Analog, and RF design flows, with a primary focus on Innovus and Virtuoso platforms and related signoff technologies. Partner with customer design and CAD teams to improve layout productivity, quality, and time-to-market, while advancing capabilities like automation-assisted and constraint-driven layout. Translate customer pain points into actionable R&D requirements, define methodologies and best practices, and support executive discussions with measurable technical value. Travel ~25% within North America.
Location: California, San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering
Seniority: Mid level

Key Responsibilities

  • •Lead technical engagement for Digital IC/Custom IC/Analog/RF design flows, focusing on Innovus and Virtuoso platforms and signoff technologies.
  • •Partner with customer design and CAD teams to optimize layout productivity, quality, and time-to-market.
  • •Drive adoption of advanced layout capabilities such as constraint-driven and automation-assisted layout, device-level and full-chip methodologies, and advanced-node layout challenges.
  • •Integrate AI-driven design techniques, including agentic AI workflows for design exploration, layout optimization, and verification; support AI-assisted layout decision-making.
  • •Translate customer pain points into actionable requirements for R&D and product engineering, define methodologies/flow development best practices, and support executive-level discussions.
Travel: Medium travel

Pay and Benefits

Salary: USD 248,000 - 372,000 annually
Perks:Paid LeavePaid Holidays401kHealth InsuranceDentalVision

Key Requirements

  • •5–10+ years of experience in Digital IC, Custom IC, Analog, or RF design or layout engineering.
  • •Deep hands-on experience with Genus/Innovus and Quantus/Tempus/Pegasus digital design flows and PPA tradeoff understanding.
  • •Hands-on Cadence Virtuoso Platform expertise, including Virtuoso Layout Suite (XL, GXL, EXL) and schematic-driven layout/LVS flows.
  • •Strong knowledge of custom analog and mixed-signal layout techniques (e.g., matching, symmetry, common centroid, shielding) and parasitic-aware layout for high-performance analog/RF circuits.
  • •BSEE required; MSEE or higher strongly preferred; familiarity with Spectre and layout-to-schematic integration; AI-driven design/agentic automation interest or exposure plus scripting/PCELL (SKILL preferred).
Experience:5-10 yearsSemiconductor designEDADigital ICCustom ICAnalogRFAI in design
Education:Bachelor's
Skills:CommunicationTechnical leadershipCustomer-facing collaborationTranslating technical detail to business valueMethodology development
Tech Stack:InnovusVirtuosoGenusQuantusTempusPegasusVirtuoso Layout SuiteVirtuoso Layout Suite (XL, GXL, EXL)LVSDRCSpectreLVS flowsDRC and physical verificationSKILLPCELLAIMachine learningAgentic AIMulti-agent systemsReinforcement learning

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor