Senior Physical Design Integration Engineer

Lead and execute the full physical design flow for custom CPU designs from RTL to GDS, including synthesis, place-and-route, timing, floorplanning, and signoff. Collaborate with logic, circuit, architecture, and EDA teams to optimize power, frequency, and area across multiple US locations within Intel's Data Center Group, leveraging Unix/Linux, Perl, and TCL tooling.