FPGA Design Engineer (Timing) at AMD (San Jose)