Sr. ASIC Design Engineer

Micron Technology
San Jose, California
Workplace: OnsiteFull timeUSD 168,000 - 336,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 5+ yearsEducation: bachelorsSkills: ["Collaboration","Creative problem-solving"]

Design and implement ASIC logic across the full lifecycle, from specifications and microarchitecture through integration, synthesis, simulation, timing, linting, and CDC. Work as a domain expert using EDA tools and flows (including SystemVerilog and static timing analysis) and apply GenAI/agentic tooling to improve efficiency and execution. Build strong knowledge of high-speed interfaces and CPU/bus protocols to deliver timing-closed, production-ready designs.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
2 months ago

Sr. ASIC Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live

Job Summary

Design and implement ASIC logic across the full lifecycle, from specifications and microarchitecture through integration, synthesis, simulation, timing, linting, and CDC. Work as a domain expert using EDA tools and flows (including SystemVerilog and static timing analysis) and apply GenAI/agentic tooling to improve efficiency and execution. Build strong knowledge of high-speed interfaces and CPU/bus protocols to deliver timing-closed, production-ready designs.
Location: San Jose, California
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Perform logic design across the full ASIC lifecycle from specifications and microarchitecture through integration, synthesis, simulation, timing, linting, and CDC.
  • •Leverage GenAI and agentic tools to drive efficiency and execution excellence.
  • •Use EDA tools and flows for digital design, SystemVerilog development, static timing analysis, and timing closure.
  • •Support top-level integration activities including clock and IO integration.
  • •Apply interface/domain knowledge (e.g., PCIe, NVMe, DRAM, NAND, AXI, bus protocols) to inform design and verification work.

Pay and Benefits

Salary: USD 168,000 - 336,000 annually
Perks:Health InsuranceDentalVisionPaid LeavePaid Holidays

Key Requirements

  • •5+ years of proven experience
  • •Bachelor’s degree in Electrical Engineering or Computer Science (or related)
  • •Hands-on experience with GenAI, including development of agentic MCP and skill-based tools
  • •Proficiency with EDA tools and flows for digital design, simulation, SystemVerilog, static timing analysis, synthesis, timing closure, and top-level integration
  • •Knowledge of AI/LLMs and machine learning; interfaces and protocols such as PCIe, NVMe, DRAM, NAND, AXI, and bus protocols
Experience:5+ years
Education:Bachelor's in Electrical Engineering or Computer Science related major
Skills:CollaborationCreative problem-solving
Tech Stack:GenAIAgentic MCPEDA toolsDigital designSimulationSystemVerilogStatic timing analysisSynthesisTiming closureLintingCDCAI/LLMsMachine learningPCIeNVMeDRAMNANDAXICPU architectureBus protocols

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn