Emulation Technical Leader

Cisco
San Jose
Workplace: HybridFull timeUSD 214,100 - 309,800 annuallyFunction: Administration & Executive AssistanceExperience: 12+ yearsEducation: bachelorsSkills: ["Strategic ownership","Team leadership","Cross-functional collaboration","Debugging","Technical problem-solving"]

Own and define the DFT emulation strategy for Silicon One, architecting a pre-silicon emulation roadmap from scratch. Lead a DFT emulation team and set validation standards for complex scan, MBIST, and JTAG architectures across platforms like Palladium, Veloce, and Zebu. Collaborate with RTL, physical design, ATPG, and vendors to drive seamless silicon bring-up and enable multi-terabit validation at the hardware frontier.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
2 days ago

Emulation Technical Leader

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 25 minutes agoStatus: Live

Job Summary

Own and define the DFT emulation strategy for Silicon One, architecting a pre-silicon emulation roadmap from scratch. Lead a DFT emulation team and set validation standards for complex scan, MBIST, and JTAG architectures across platforms like Palladium, Veloce, and Zebu. Collaborate with RTL, physical design, ATPG, and vendors to drive seamless silicon bring-up and enable multi-terabit validation at the hardware frontier.
Location: San Jose
Workplace: Hybrid
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Sr. Manager level

Key Responsibilities

  • •Drive the DFT emulation strategy for Silicon One’s DFT team.
  • •Architect a pre-silicon emulation roadmap from scratch and set validation standards.
  • •Lead the development of a high-performing engineering team for DFT emulation.
  • •Validate complex scan, MBIST, and JTAG architectures across Palladium, Veloce, and Zebu platforms.
  • •Partner with RTL, physical design, ATPG teams, and vendors to support silicon bring-up and debugging.

Pay and Benefits

Salary: USD 214,100 - 309,800 annually
Equity and Bonus:Equity
Perks:Health InsuranceDentalVision401kPaid ParentalDisabilityLife Insurance

Key Requirements

  • •Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experience.
  • •Prior emulation experience on platforms such as Palladium, Veloce, or Zebu, including compilation and debug experience.
  • •Prior experience with Verilog and SystemVerilog.
  • •Prior experience with C/C++ and scripting skills with Tcl or Python/Perl.
Experience:12+ yearsASICSemiconductorHardware validationDFT emulation
Education:Bachelor's
Skills:Strategic ownershipTeam leadershipCross-functional collaborationDebuggingTechnical problem-solving
Tech Stack:ASICDFTEmulationSilicon OnePalladiumVeloceZebuRTLPhysical designATPGVerilogSystemVerilogCC++TclPythonPerlScan architectureMBISTJTAG

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor