ASIC Verification Engineer

Atos
Madrid, Barcelona
Workplace: HybridFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 3-5 yearsEducation: bachelorsSkills: ["Communication","Teamwork","Problem-solving","Interpersonal","Collaboration"]

Join Bull’s team to verify a complex ASIC using constraint-random, coverage-driven methodologies (UVM-based) for high-performance network controllers, routers, and cache-coherence devices. Collaborate with architecture and design peers, develop verification environments, test plans, and coverage models, and drive test effectiveness to meet coverage targets for exascale systems. English and Spanish communication required.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Atos
Atos
2 months ago

ASIC Verification Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live

Job Summary

Join Bull’s team to verify a complex ASIC using constraint-random, coverage-driven methodologies (UVM-based) for high-performance network controllers, routers, and cache-coherence devices. Collaborate with architecture and design peers, develop verification environments, test plans, and coverage models, and drive test effectiveness to meet coverage targets for exascale systems. English and Spanish communication required.
Location: Madrid, Barcelona
Workplace: Hybrid
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Acquire knowledge of the ASIC arch and microarchitecture by studying specifications and collaborating with architecture and logic design teams.
  • •Define verification strategies and environments, and determine required simulation environments.
  • •Develop, maintain, and publish verification specifications; define test plans with the design team.
  • •Develop verification environments, test cases, and coverage models using UVM/SystemVerilog/C++.
  • •Track, analyze, and debug simulation errors; monitor coverage results and improve tests to meet targets on time.

Pay and Benefits

Perks:Flexible Work

Key Requirements

  • •3–5 years of experience in ASIC or SoC verification
  • •Bachelor’s Degree (BE / BTech) or Master’s Degree (ME / MTech)
  • •Experience with constraint-random, coverage-driven functional verification using UVM
  • •Mastery of UVM or equivalent verification methodologies
  • •Proficiency in simulation and coverage analysis tools; strong problem-solving skills
Experience:3-5 yearsSemiconductorASICSoCHigh-performance computing
Education:Bachelor's
Skills:CommunicationTeamworkProblem-solvingInterpersonalCollaboration
Languages:EnglishSpanish
Tech Stack:UVMSystemVerilogC++

Company Brief

Atos
Global digital services and consulting firm delivering cloud, cybersecurity, big data, digital workplace, and managed services to enterprise and public sector clients. Provides IT transformation, systems integration, and outsourcing solutions worldwide.
Industry: Consulting
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Bezons, France
Founded: 1997
WebsiteLinkedIn