ASIC Verification Engineer

Join Bull’s team to verify a complex ASIC using constraint-random, coverage-driven methodologies (UVM-based) for high-performance network controllers, routers, and cache-coherence devices. Collaborate with architecture and design peers, develop verification environments, test plans, and coverage models, and drive test effectiveness to meet coverage targets for exascale systems. English and Spanish communication required.