Texas Instruments

2 months ago

Design Verification Engineer Lead

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 12 hours agoStatus: Live

Job Summary

Lead verification for advanced RADAR product designs, owning IP/subsystem/SoC design verification from spec definition through post-silicon closure. Define verification strategy and plans with regression traceability and signoff metrics, build and enhance DV environments (TB, checkers, coverage monitors), and debug issues across architecture, RTL, PD, DFT, systems, analog, firmware, and application teams. Drive final SoC DV signoff using regressions and DV-to-spec traceability aligned to ISO26262.

Location: Bengaluru

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Mid level

Key Responsibilities

•Own IP/subsystem/SoC DV from spec definition through post-silicon verification and customer issue resolution.
•Define verification strategy and verification plan to ensure 100% spec coverage with regression traceability and signoff metrics.
•Perform IP/SS/SoC verification for functional and firmware scenarios across RTL/PARTL and GLS/PAGLS modes.
•Own DV environment development and enhancements, including TB development, checkers, coverage monitor definitions, and DV flow updates.
•Collaborate cross-functionally and drive final SoC DV signoff using regressions, coverage metrics, and DV-to-spec traceability (C and/or SV-UVM) aligned to ISO26262 guidelines.

Key Requirements

•2-5 years of DV experience in IP/subsystem/SoC post-silicon verification.
•Bachelor or Master’s degree in EE/ECE/CS or related specializations.
•Experience with C-based SoC design verification, firmware verification exposure, and DV flow ownership for functional/firmware verification.
•Strong understanding of UVM/SystemVerilog and Specman, plus GLS/PAGLS/CPF/UPF based verification.
•Thorough knowledge of standard and high-speed protocols (e.g., AXI/AHB/APB, CAN, Ethernet, I2C/SPI/UART, CSI) and strong debugging skills with Verilog/VHDL.

Experience:2-5 yearsSemiconductorsHardwareSoC design verificationPost-silicon verification

Education:Bachelor's

Skills:DebuggingProblem-solvingCommunicationCollaborationFocus

Tech Stack:RADARDSPARMADCCSystemVerilogUVMSV-UVMSpecmanGLSPAGLSCPFUPFRTLVerilogVHDLCadence XceliumVManagerFormal JGISO26262

Company Brief

Texas Instruments

Designs and manufactures semiconductors and analog chips used in industrial, automotive, personal electronics, communications, and enterprise systems. It is one of the world’s largest semiconductor companies, with a broad portfolio of embedded processing and power products.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Dallas, United States

Founded: 1930

Website LinkedIn

Loading job details...

Preparing the role view and application actions.

Texas Instruments

2 months ago

Design Verification Engineer Lead

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 12 hours agoStatus: Live

Job Summary

Location: Bengaluru

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Mid level

Key Responsibilities

•Own IP/subsystem/SoC DV from spec definition through post-silicon verification and customer issue resolution.
•Define verification strategy and verification plan to ensure 100% spec coverage with regression traceability and signoff metrics.
•Perform IP/SS/SoC verification for functional and firmware scenarios across RTL/PARTL and GLS/PAGLS modes.
•Own DV environment development and enhancements, including TB development, checkers, coverage monitor definitions, and DV flow updates.
•Collaborate cross-functionally and drive final SoC DV signoff using regressions, coverage metrics, and DV-to-spec traceability (C and/or SV-UVM) aligned to ISO26262 guidelines.

Key Requirements

•2-5 years of DV experience in IP/subsystem/SoC post-silicon verification.
•Bachelor or Master’s degree in EE/ECE/CS or related specializations.
•Experience with C-based SoC design verification, firmware verification exposure, and DV flow ownership for functional/firmware verification.
•Strong understanding of UVM/SystemVerilog and Specman, plus GLS/PAGLS/CPF/UPF based verification.
•Thorough knowledge of standard and high-speed protocols (e.g., AXI/AHB/APB, CAN, Ethernet, I2C/SPI/UART, CSI) and strong debugging skills with Verilog/VHDL.

Experience:2-5 yearsSemiconductorsHardwareSoC design verificationPost-silicon verification

Education:Bachelor's

Skills:DebuggingProblem-solvingCommunicationCollaborationFocus

Tech Stack:RADARDSPARMADCCSystemVerilogUVMSV-UVMSpecmanGLSPAGLSCPFUPFRTLVerilogVHDLCadence XceliumVManagerFormal JGISO26262

Company Brief

Texas Instruments

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Dallas, United States

Founded: 1930

Website LinkedIn