RTL Design Engineer

ASIC RTL Design Engineer leading IP development for programmable logic silicon, across architecture to productization. Role involves architecture definition, RTL design and integration, and crossing cross-functional teams for testing, compliance, and verification with strong emphasis on Verilog, IP workflows, and silicon tapeouts.