DV Methodology Engineer

AMD
Bengaluru
Workplace: OnsiteFull timeINR 1,496,950 - 2,138,500 annuallyFunction: QA, Test & Release EngineeringExperience: 3+ yearsEducation: bachelorsSkills: ["Debugging","Communication","Organization","Multitasking"]

Own and evolve the design verification (DV) methodology and infrastructure used to verify SoC features. Partner with IP and SoC teams to scope testbench and simulation configuration, build fast SoC initialization sequences, and support regression flows and automation scripts. Debug and enhance simulation testcases and models, and evaluate new tools and performance options with third-party vendors to improve simulation efficiency and time-to-market.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
3 days ago

DV Methodology Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Own and evolve the design verification (DV) methodology and infrastructure used to verify SoC features. Partner with IP and SoC teams to scope testbench and simulation configuration, build fast SoC initialization sequences, and support regression flows and automation scripts. Debug and enhance simulation testcases and models, and evaluate new tools and performance options with third-party vendors to improve simulation efficiency and time-to-market.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: QA, Test & Release Engineering
Seniority: Mid level

Key Responsibilities

  • •Work with IP and SoC teams across sites to understand DV/testbench infrastructure needs and implement them with infrastructure leads.
  • •Scope testbench architecture and simulation configuration for SoC verification.
  • •Develop fast initialization sequences for SoC and support scripts for managing track resources.
  • •Support regression flows using perl/MySQL/PHP to enable project development.
  • •Debug and enhance simulation testcases and models, and evaluate new tool options to improve simulation performance with third-party vendors.

Pay and Benefits

Salary: INR 1,496,950 - 2,138,500 annually

Key Requirements

  • •B.E/B.Tech/M.E/M.Tech in Computer Science, Electrical, or Electronic Engineering.
  • •3+ years experience with BE/B.Tech or 1+ years with M.Tech in infrastructure development for SoC or IP verification.
  • •Strong C/C++ software skills plus UVM and Verilog.
  • •Solid understanding of digital systems and computer organization.
  • •Comfortable debugging general hardware/software problems and communicating clearly in writing and orally.
Experience:3+ yearsASIC verificationSoCIP verification
Education:Bachelor's in Computer Science, Electrical, Electronic Engineering
Skills:DebuggingCommunicationOrganizationMultitasking
Languages:English
Tech Stack:CC++UVMVerilogSystemVerilogPerlMySQLPHP

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn