Edge ML Software Engineer (System Modeling-PICO) - San Jose

ByteDance
San Jose
Workplace: OnsiteFull timeFunction: Software EngineeringEducation: bachelorsSkills: ["Collaboration","Problem-solving","Analytical thinking"]

Build transaction-level, bit-accurate and approximate timing/power models for edge NPU architectures to simulate CNN and Transformer workloads. Analyze compute, memory footprint, bandwidth, and operator-level latency, then partner with compiler and algorithm teams to optimize ML workloads for latency, memory, and power targets. Work on computer architecture and electronic system modeling using strong C/C++ and SystemC skills.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
ByteDance
ByteDance
1 month ago

Edge ML Software Engineer (System Modeling-PICO) - San Jose

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 30 days agoStatus: Live
Reposted: similar role first listed 1 month ago

Job Summary

Build transaction-level, bit-accurate and approximate timing/power models for edge NPU architectures to simulate CNN and Transformer workloads. Analyze compute, memory footprint, bandwidth, and operator-level latency, then partner with compiler and algorithm teams to optimize ML workloads for latency, memory, and power targets. Work on computer architecture and electronic system modeling using strong C/C++ and SystemC skills.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Mid level

Key Responsibilities

  • •Develop transaction-level models of edge NPU architectures with bit accuracy and approximate timing/power accuracy, modeling compute units, interconnects, memory hierarchies, and data movements.
  • •Simulate execution of representative ML workloads for both CNNs and Transformers.
  • •Analyze ML model compute intensity, memory footprint and bandwidth requirements, and operator-level latency.
  • •Build analytical performance and power models for ML accelerators.
  • •Collaborate with compiler and algorithm teams to optimize ML workloads for latency, memory, and power targets.

Key Requirements

  • •Bachelor’s degree in Computer Science, Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
  • •3+ years of industry experience in computer architecture and electronic system modeling.
  • •Strong understanding of computer architecture concepts including memory, cache, DMA, tiling, vectorization, and systolic arrays.
  • •Strong C/C++ and System C proficiency.
  • •5+ years of relevant industry experience (preferred), including analytical performance and power modeling for ML accelerators.
Experience:Computer architectureML acceleratorsEdge AI
Education:Bachelor's
Skills:CollaborationProblem-solvingAnalytical thinking
Tech Stack:C/C++SystemCCNNTransformersNPUML acceleratorsVectorizationSystolic arrayDMATiling

Company Brief

ByteDance
Develops consumer internet and content platforms, including TikTok and other apps for short-form video, news, and entertainment. It also builds advertising, commerce, and creator tools that connect audiences, brands, and publishers across global markets.
Industry: Digital Media
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Established Company
Headquarters: Beijing, China
Founded: 2012
WebsiteLinkedIn