IC Design Engineer

Broadcom
India
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 6+ yearsEducation: mastersSkills: ["Analytical skills","Collaboration","Lead by example","Automation mindset"]

Lead Broadcom’s physical design methodology to achieve right-first-time silicon. Own SoC block/level layout activities including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification. Implement timing/functional ECOs and drive P&R, extraction, and verification toward STA closure. Adapt or build automation flows and work with EDA toolchains across P&R, PV, STA, and ECO stages for advanced nodes like 5nm and below.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
1 month ago

IC Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 10 days agoStatus: Live

Job Summary

Lead Broadcom’s physical design methodology to achieve right-first-time silicon. Own SoC block/level layout activities including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification. Implement timing/functional ECOs and drive P&R, extraction, and verification toward STA closure. Adapt or build automation flows and work with EDA toolchains across P&R, PV, STA, and ECO stages for advanced nodes like 5nm and below.
Location: India
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Apply and lead Broadcom’s physical design methodology and milestone flow to achieve right-first-time silicon
  • •Perform layout activities across block and level including floorplanning, partitioning, placement, CTS, routing, and physical verification
  • •Implement timing and functional ECOs and work toward STA closure through P&R, extraction, and physical verification
  • •Understand SoC top-down/bottom-up physical design integration for 5nm and lower technologies and adapt to internal flows
  • •Build or adapt automation flows for reuse and proficiency across P&R, PV, STA, and ECO using EDA tools

Key Requirements

  • •6+ years with MSEE/MSCS (or 8+ years with BSEE/BSCS)
  • •Deep understanding of backend digital design flow and physical design constraints
  • •Proficiency in floorplan/partition/placement/CTS/route stages and SoC TOP P&R handling
  • •Proficiency with backend EDA tools including Genus/Innovus/Quantus/Tempus and DC/Star-RCXT/PT, PrimeRail/Voltus, Redhawk
  • •Proficiency in Tcl and Perl, with strong analytical skills and ability to collaborate cross-site
Experience:6+ yearsSemiconductorSoCEDAPhysical design
Education:Master's
Skills:Analytical skillsCollaborationLead by exampleAutomation mindset
Tech Stack:CadenceSynopsysMentorGenusInnovusQuantusTempusDCStar-RCXTPTPrimeRailVoltusRedhawkTclPerl

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn