Senior ASIC Engineer

Design and develop the next generation PMU used to optimize power efficiency and performance across NVIDIA chip products. Work with production SW and power architecture teams to define power feature architecture and micro-architecture, translate it into RTL, and support silicon debug by understanding how PMU functions impact the system. Focus on integrating and controlling power/thermal behavior using data from on-chip telemetry.