Sr Solutions Engineer-FPGA/PCIe

AMD
San Jose
Workplace: OnsiteFull timeFunction: Solutions Engineering & Sales EngineeringEducation: bachelorsSkills: ["Collaboration","Communication","Analytical thinking","Problem-solving"]

Architect and develop hardware/software co-design solutions for ASIC/FPGA acceleration across networking, storage, automotive, aerospace, and emerging AI/ML workloads. Design high-performance acceleration engines plus embedded software orchestration, collaborate with hardware/firmware teams, implement and verify RTL for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6, and drive pre-silicon verification through post-silicon bring-up and debugging.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
2 days ago

Sr Solutions Engineer-FPGA/PCIe

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live

Job Summary

Architect and develop hardware/software co-design solutions for ASIC/FPGA acceleration across networking, storage, automotive, aerospace, and emerging AI/ML workloads. Design high-performance acceleration engines plus embedded software orchestration, collaborate with hardware/firmware teams, implement and verify RTL for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6, and drive pre-silicon verification through post-silicon bring-up and debugging.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering
Seniority: Mid level

Key Responsibilities

  • •Participate in product development from architecture through implementation, prototyping, validation, productization, and support, including IP architecture/design documentation.
  • •Collaborate with architects, hardware engineers, and firmware engineers to develop new features.
  • •Develop and validate high-performance logic using SystemVerilog/Verilog for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6 data/control paths.
  • •Integrate custom IP using standard ASIC flows and AMD (Xilinx) Vivado ecosystems.
  • •Drive pre-silicon verification/emulation and post-silicon bring-up, debugging embedded software and hardware fabric interactions in the lab.

Key Requirements

  • •Hands-on experience with ASICs and FPGAs.
  • •Expertise in SystemVerilog/Verilog, synchronous design, and timing closure for high-speed logic.
  • •Knowledge of PCIe, AXI, DDR, and Ethernet; familiarity with CXL or UAL is desirable.
  • •Familiarity with UVM-based verification frameworks and emulation platforms (Palladium, Protium, Zebu).
  • •Proficiency with Python, Tcl, Makefiles, and shell scripting for automation.
Experience:ASICFPGAHardware verificationHardware debugging
Education:Bachelor's in computer engineering/Electrical Engineering
Skills:CollaborationCommunicationAnalytical thinkingProblem-solving
Tech Stack:ASICFPGASystem VerilogVerilogPCIeCXLUALEthernetDDR5DDR6AXIRTLVivadoUVMPalladiumProtiumZebuPythonTclMakefiles

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn