Senior Manager, ASIC Chip Engineering

NVIDIA
Santa Clara
Workplace: OnsiteFull timeUSD 232,000 - 368,000 annuallyFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Technical leadership","Risk mitigation","Multi-tasking","Cross-functional communication","Continuous improvement"]

Drive end-to-end execution of future SoCs from concept to production for client, workstation, embedded, and automotive markets. Define and track project achievements, dependencies, and KPIs across multi-functional teams spanning IP design, integration, DFT, physical design, VLSI, emulation, software, and operations. Identify and mitigate key technical risks while providing technical leadership and continuous-improvement through data analytics and after-action reviews.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
2 days ago

Senior Manager, ASIC Chip Engineering

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 23 hours agoStatus: Live

Job Summary

Drive end-to-end execution of future SoCs from concept to production for client, workstation, embedded, and automotive markets. Define and track project achievements, dependencies, and KPIs across multi-functional teams spanning IP design, integration, DFT, physical design, VLSI, emulation, software, and operations. Identify and mitigate key technical risks while providing technical leadership and continuous-improvement through data analytics and after-action reviews.
Location: Santa Clara
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Manager level

Key Responsibilities

  • •Drive the execution of SoCs from concept to production across client, workstation, embedded, and automotive markets
  • •Define and track project achievements and dependencies across multi-functional teams to ensure successful productization with first silicon
  • •Coordinate IP design, integration, DFT, physical design, VLSI, emulation, software, and operations team activities
  • •Identify and characterize technical risks and work with engineering and management teams to develop mitigation strategies
  • •Provide technical leadership and drive continuous improvement using data analytics, automation flows, and after-action reviews

Pay and Benefits

Salary: USD 232,000 - 368,000 annually
Equity and Bonus:Equity

Key Requirements

  • •BSEE (MSEE / MSCE preferred) or equivalent experience
  • •Minimum 10 overall years of proven chip development experience, including 5+ years managing an SoC or key sub-system
  • •Experience in development cycle of graphics processing, memory, and I/O sub-systems in SoC chips
  • •Deep knowledge of chip life cycle from concept to production, including architecture, front-end (RTL/verification/emulation), back-end (physical design/clock-reset/DFT), and silicon bring-up
  • •Strong written, verbal, and technical communication skills to present progress, KPIs, risks, and mitigations
Experience:Chip developmentSoCGraphics processingAutomotiveEmbedded systems
Education:Bachelor's
Skills:Technical leadershipRisk mitigationMulti-taskingCross-functional communicationContinuous improvement
Tech Stack:SoCSOCRTLVLSIDFTEmulationPhysical designClock/reset distributionVerificationMicro-architecture

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor