Principal Engineer , Memory Design

Micron Technology
Hyderabad
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 4-8 yearsEducation: mastersSkills: ["Communication","Collaboration","Debugging"]

Design and optimize DRAM memory systems, supporting DRAM array, peripheral logic, and analog circuit work from schematic optimization through parasitic analysis, corner coverage, and debug across simulation and silicon learning loops. Define semicustom methodology for memory design, oversee layout (floor-planning, placement, routing), and perform circuit-level verification for functional, timing, power, and reliability. Collaborate with CAD/EDA and software teams to integrate AI-driven flows into verification and sign-off environments.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
4 weeks ago

Principal Engineer , Memory Design

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 8 hours agoStatus: Live

Job Summary

Design and optimize DRAM memory systems, supporting DRAM array, peripheral logic, and analog circuit work from schematic optimization through parasitic analysis, corner coverage, and debug across simulation and silicon learning loops. Define semicustom methodology for memory design, oversee layout (floor-planning, placement, routing), and perform circuit-level verification for functional, timing, power, and reliability. Collaborate with CAD/EDA and software teams to integrate AI-driven flows into verification and sign-off environments.
Location: Hyderabad
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Assist with the overall design, layout, and optimization of DRAM memory array, peripheral logic, and analog circuits.
  • •Leverage AI-based tools, agentic workflows, and automation frameworks to accelerate schematic optimization, design-space exploration, parasitic analysis, and corner coverage.
  • •Improve debug efficiency across simulation and silicon learning loops and define semicustom methodology for memory design.
  • •Oversee and manage the layout process including floor-planning, placement, and routing.
  • •Perform circuit-level verification for functional, timing, power, and reliability using industry standard and Micron-specific simulators and tools.

Key Requirements

  • •Master’s degree in electrical or computer engineering with 4-8 years of experience in memory design.
  • •Strong fundamentals in CMOS circuit design, device physics, and memory operation.
  • •Experience with SPICE-based simulation and parasitic extraction.
  • •Ability to perform circuit-level verification including functional, timing, power, and reliability analysis.
  • •Experience managing layout process including floor-planning, placement, and routing.
Experience:4-8 yearsMemory designDRAM
Education:Master's in electrical or computer engineering
Skills:CommunicationCollaborationDebugging
Tech Stack:DRAMDDR5LPDDR5HBMSPICEParasitic extractionCADEDAAI/MLSimulationFloor-planningPlacementRouting

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn