ASIC Design Verification Engineer

Contribute to the verification of next‑gen Broadcom ASICs for Ethernet systems in the cloud. Work with SystemVerilog and UVM to verify high‑throughput designs, driving coverage closure across a globally distributed team. Opportunity to lead aspects of Design Verification and collaborate with design/architecture teams on new devices.