ASIC Design Verification Engineering Technical Leader

Lead and architect the verification of Cisco’s ASICs for high-end switching products. Develop and maintain DV environments (block, cluster, top-level), build testbenches, create and optimize simulation models and coverage, collaborate across design, architecture, and software teams, and mentor junior engineers to deliver robust post-silicon validation.