Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX
Irvine
Workplace: OnsiteFull timeUSD 160,000 - 225,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 5+ yearsEducation: bachelorsSkills: ["Communication","Problem-solving","Collaboration"]

Lead packaging for in-house ASICs and RFICs, driving advanced IC package selection, SIP layout, and signal integrity analyses for SpaceX Starlink products. Collaborate with cross-functional teams across SpaceX to optimize silicon floorplan and package pinout, delivering reliable high-speed interconnects for space and ground infrastructure. This role combines hands-on design, verification, and packaging manufacturing readiness in a fast-paced aerospace environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
SpaceX
SpaceX
4 months ago

Sr. IC Package Design Engineer (Silicon Engineering)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Lead packaging for in-house ASICs and RFICs, driving advanced IC package selection, SIP layout, and signal integrity analyses for SpaceX Starlink products. Collaborate with cross-functional teams across SpaceX to optimize silicon floorplan and package pinout, delivering reliable high-speed interconnects for space and ground infrastructure. This role combines hands-on design, verification, and packaging manufacturing readiness in a fast-paced aerospace environment.
Location: Irvine
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Own and drive advanced package selection, new product BGA configuration and package structure
  • •Responsible for package/SIP layout, optimization, design verification and tapeout
  • •Interface and coordinate with cross-functional groups throughout SpaceX on new product package selection, feasibility analysis and design
  • •Work cross-functionally, understand trade-offs, constraints, and optimizing silicon floor plan, bump and package pin out
  • •Simulate and optimize signal/power integrity and RF performance of the package design

Pay and Benefits

Salary: USD 160,000 - 225,000 annually
Equity and Bonus:Equity
Perks:401kHealth InsuranceDentalVisionPaid LeaveLife InsuranceDisabilityEquityPar Parental

Key Requirements

  • •Bachelor's degree in electrical engineering, computer engineering, or physics
  • •5+ years of experience with IC package design
  • •Experience with Co-packaged Optics (CPO)
  • •Thorough understanding of signal and power integrity fundamentals
  • •Fluent in SI/PI and EM simulation tools such as SIWave, HFSS, ADS
Experience:5+ yearsSpaceAerospaceSatelliteHardware
Education:Bachelor's
Skills:CommunicationProblem-solvingCollaboration
Languages:English
Tech Stack:Cadence APD+/SIPSIWaveHFSSADSBGARFICRFEDA

Company Brief

SpaceX
Designs, manufactures, and launches advanced rockets and spacecraft for commercial and government customers, aiming to reduce space transportation costs and enable human life on Mars through reusable launch vehicles and integrated space systems.
Industry: Aerospace Manufacturing
Company Size: Enterprise (1,001+ employees)
Growth: Established Company
Valuation: Hectocorn (USD 100B+)
Funding: Series E+
Headquarters: Hawthorne, United States
Founded: 2002
Glassdoor
Glassdoor: 4.2
WebsiteLinkedIn