High Speed PHY FW Engineer

Cadence Design Systems
San Jose
Workplace: OnsiteFull timeUSD 101,500 - 188,500 annuallyFunction: Software EngineeringEducation: bachelorsSkills: ["Problem-solving","Communication"]

Develop firmware for high-speed SERDES physical IP across the full lifecycle—architecture, implementation, verification, testing, and customer deployment. Work with verification teams to debug FW issues from simulations, then support post-silicon testing and validation to improve FW performance and functionality. Build system-level prototype control software for adaptation/equalization/control algorithms and collaborate with product engineering to deliver hot fixes during field issues and customer deployment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
2 months ago

High Speed PHY FW Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Develop firmware for high-speed SERDES physical IP across the full lifecycle—architecture, implementation, verification, testing, and customer deployment. Work with verification teams to debug FW issues from simulations, then support post-silicon testing and validation to improve FW performance and functionality. Build system-level prototype control software for adaptation/equalization/control algorithms and collaborate with product engineering to deliver hot fixes during field issues and customer deployment.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering

Key Responsibilities

  • •Contribute to firmware architecture development and implementation of defined firmware features.
  • •Work with verification teams to debug and fix FW issues found with verification simulations.
  • •Participate in post-silicon testing and validation to identify FW/HW-related functionality and performance issues and implement FW improvements.
  • •Interact with product engineering, system validation, and design teams to debug IP issues in the field and provide hot fixes.
  • •Help build system-level prototype control software to develop/validate adaptation, equalization, and control algorithms for high-speed SERDES.

Pay and Benefits

Salary: USD 101,500 - 188,500 annually
Perks:Paid Leave401kHealth InsuranceDentalVisionEquity

Key Requirements

  • •Solid programming knowledge in C/C++ and Python.
  • •Understanding of wireline communication principles.
  • •Knowledge in mixed-signal circuit design and digital signal processing techniques.
  • •Strong problem-solving and communication skills.
  • •BSc or MSc in Electrical Engineering.
Education:Bachelor's in Electrical Engineering
Skills:Problem-solvingCommunication
Tech Stack:CC++Python

Eligibility

Nationality:US National

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor