Software Engineer II (C++)

Cadence Design Systems
Germany, United Kingdom
Workplace: HybridFull timeFunction: Software EngineeringExperience: 2+ yearsEducation: bachelorsSkills: ["Collaboration","Problem-solving","Agile teamwork","Debugging","Performance analysis"]

Build and optimize EDA database infrastructure for the Innovus and Genus database team, shaping the performance, scalability, and reliability of chip-design tools. You’ll design and enhance data models, define APIs, implement classes, and resolve customer-reported defects with clear root-cause analysis. Collaborate with application engineering teams to benchmark database APIs, reduce memory footprint for large IC designs, and participate in agile development while writing clean, well-tested C++ code.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 month ago

Software Engineer II (C++)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live

Job Summary

Build and optimize EDA database infrastructure for the Innovus and Genus database team, shaping the performance, scalability, and reliability of chip-design tools. You’ll design and enhance data models, define APIs, implement classes, and resolve customer-reported defects with clear root-cause analysis. Collaborate with application engineering teams to benchmark database APIs, reduce memory footprint for large IC designs, and participate in agile development while writing clean, well-tested C++ code.
Location: Germany, United Kingdom
Workplace: Hybrid
Employment Type: Full time
Job Function: Software Engineering
Seniority: Mid level

Key Responsibilities

  • •Design, develop, and optimize EDA database infrastructure software, including data-model enhancements, API definitions, and class implementations.
  • •Investigate and resolve customer-reported defects with robust fixes and clear root-cause analysis within agreed timelines.
  • •Collaborate with application engineering teams to profile, benchmark, and improve database API performance and code quality.
  • •Reduce database memory footprint to support very large-scale IC designs for more complex chips.
  • •Participate in agile ceremonies and contribute to architectural discussions and technical design reviews while writing clean, well-tested code and documentation.

Pay and Benefits

Perks:Paid LeavePensionMeal AllowanceEquityVolunteer Time

Key Requirements

  • •Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or related field (or equivalent professional experience).
  • •Minimum 2 years of professional software development experience in a relevant engineering environment.
  • •Strong proficiency in C++, including modern C++ standards and best practices.
  • •Understanding of IC design data models, database architecture, and efficient data-access algorithms.
  • •Experience working in UNIX and/or Linux development environments.
Experience:2+ yearsEDASemiconductorChip design
Education:Bachelor's in Computer Science, Electrical Engineering
Skills:CollaborationProblem-solvingAgile teamworkDebuggingPerformance analysis
Tech Stack:C++TclLinuxUNIXVerilogIEEE 1801 UPFGitHub CopilotClaude Code

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor