HSIO Validation Engineering Lead - Data Center

AMD
Penang
Workplace: HybridFull timeFunction: Administration & Executive AssistanceEducation: bachelorsSkills: ["Communication","Leadership","Problem-solving","Collaboration","Mentorship"]

Lead validation of high-speed I/O subsystems on AMD platforms, focusing on interfaces such as PCIe, xGMI, UAlink, IFoE, and UCIe. Own validation strategy and detailed test plans covering signal integrity, protocol compliance, margining, and PHY analysis. Debug electrical and protocol issues, enable advanced interface features, and drive automation/regression testing to improve coverage and repeatability. Mentor junior engineers and document results, risks, and recommendations for stakeholders.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
3 months ago

HSIO Validation Engineering Lead - Data Center

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 16 hours agoStatus: Live

Job Summary

Lead validation of high-speed I/O subsystems on AMD platforms, focusing on interfaces such as PCIe, xGMI, UAlink, IFoE, and UCIe. Own validation strategy and detailed test plans covering signal integrity, protocol compliance, margining, and PHY analysis. Debug electrical and protocol issues, enable advanced interface features, and drive automation/regression testing to improve coverage and repeatability. Mentor junior engineers and document results, risks, and recommendations for stakeholders.
Location: Penang
Workplace: Hybrid
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Mid level

Key Responsibilities

  • •Define and execute comprehensive validation strategies for PCIe, xGMI, UAlink, IFoE, and UCIe across electrical and functional aspects.
  • •Develop and implement test plans for signal integrity, protocol compliance, margining, PHY analysis, feature enablement, and interoperability.
  • •Perform margining tests (voltage, timing, stress) and PHY layer analysis to optimize interface robustness and performance.
  • •Validate and enable advanced interface features such as link training, equalization, power management, security, and bandwidth scaling.
  • •Design test cases, debug electrical/protocol and functional issues, and drive automation/regression testing for scalable validation coverage.

Key Requirements

  • •Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
  • •Demonstrated expertise in high-speed signaling and protocol standards including PCIe, xGMI, UAlink, IFoE, and UCIe.
  • •Hands-on experience with lab equipment, test automation, and debugging complex issues.
  • •Strong ability to perform margining and PHY analysis to optimize interface robustness and performance.
  • •Excellent communication, leadership, and problem-solving skills.
Education:Bachelor's in Electrical Engineering, Computer Engineering
Skills:CommunicationLeadershipProblem-solvingCollaborationMentorship
Languages:English
Tech Stack:PCIeXGMIUAlinkIFoEUCIeSignal integrityProtocol complianceMarginingPHY analysisTest automationRegression testingLink trainingEqualizationPower managementBandwidth scaling

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn