DFT Engineer

Participate in chip-level DFT architecture definition and develop core DFT schemes including scan, boundary scan, Mem BIST, and Logic BIST. Verify DFT logic and test patterns through simulation, perform test-mode static timing analysis, and support ATE bring-up by debugging DFT patterns on ATE.