Sr. ASIC Design Engineer (Starshield)

Senior ASIC/FPGA design engineer on the Starshield team responsible for developing digital ASICs and FPGAs, defining micro-architecture, RTL implementation in Verilog/SystemVerilog, and collaborating with verification and physical implementation teams to deliver validated, timing-accurate designs for space-ground infrastructure and national security applications.