Senior DFT Engineer

NVIDIA
Santa Clara, Austin
Workplace: HybridFull timeUSD 168,000 - 310,500 annuallyFunction: Solutions Engineering & Sales EngineeringExperience: 6+ yearsEducation: mastersSkills: ["Communication","Mentoring","Automation","Collaboration","Technical leadership"]

Shape NVIDIA’s scan test lifecycle for advanced silicon, from RTL through verification to post-silicon ATE bring-up. Develop and deploy next-generation DFT test methodologies, co-architect novel DFT strategies with VLSI and product engineering, and own the full ATPG lifecycle including coverage, pattern generation, and bring-up. Partner with EDA and internal CAD teams to automate and scale test architectures, while mentoring junior engineers.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
2 hours ago

Senior DFT Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live

Job Summary

Shape NVIDIA’s scan test lifecycle for advanced silicon, from RTL through verification to post-silicon ATE bring-up. Develop and deploy next-generation DFT test methodologies, co-architect novel DFT strategies with VLSI and product engineering, and own the full ATPG lifecycle including coverage, pattern generation, and bring-up. Partner with EDA and internal CAD teams to automate and scale test architectures, while mentoring junior engineers.
Location: Santa Clara, Austin
Workplace: Hybrid
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering
Seniority: Mid level

Key Responsibilities

  • •Develop and deploy industry-leading DFT test methodologies on NVIDIA’s next-generation silicon platforms.
  • •Collaborate with EDA vendors and internal CAD teams to shape tool capabilities and drive scalable automated solutions.
  • •Co-architect novel DFT strategies with VLSI and Product Engineering teams for breakthrough test innovation.
  • •Own the full ATPG lifecycle, including verification, coverage analysis, pattern generation, and ATE bring-up.
  • •Guide and mentor junior engineers on complex design trade-offs to achieve quality and efficiency.

Pay and Benefits

Salary: USD 168,000 - 310,500 annually
Equity and Bonus:Equity

Key Requirements

  • •MS/PhD (or equivalent) in Electrical Engineering or a related field.
  • •6+ years of hands-on Design-For-Test (DFT) experience.
  • •Deep knowledge of DFT tools, methodologies, and test strategies for complex, large-scale designs.
  • •Strong experience with industry standard ATPG tools.
  • •Clear, effective communication skills and passion for mentoring and scaling technical excellence.
Experience:6+ years
Education:Master's
Skills:CommunicationMentoringAutomationCollaborationTechnical leadership
Tech Stack:DFTScan test lifecycle2.5D/3DMulti-chiplet architecturesSOCRTLVerificationATEATP GCoverage analysisPattern generationEDA tool flowsEDA vendorsCAD teamsProgramming languagesAI

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor