Lead Design Engineer

Implement and verify timing-closure for Palladium and Protium high-performance SoCs, driving work from RTL synthesis and floorplanning through clock tree construction and physical verification. Optimize timing, IR drop, and verification results to tape out. Collaborate with front-end RTL design teams and back-end verification teams, while reviewing and documenting designs for release.