Staff Layout Engineer

Broadcom
Singapore
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 8+ yearsSkills: ["Leadership","Self-reliance","Communication","Project management","Ability to work independently"]

Own IC layout for Broadcom’s Library Group, covering standard cells, I/O, and memory across advanced submicron nodes. Apply layout guidelines and process rules, execute schedule-driven floor-planning and physical verification, and deliver high-quality layouts using Cadence (Virtuoso) plus CALIBRE/Hercules flows. Lead documentation of layout methodologies, collaborate within the library team, and train junior engineers, including support for memory compiler workflows where applicable.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
4 days ago

Staff Layout Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Own IC layout for Broadcom’s Library Group, covering standard cells, I/O, and memory across advanced submicron nodes. Apply layout guidelines and process rules, execute schedule-driven floor-planning and physical verification, and deliver high-quality layouts using Cadence (Virtuoso) plus CALIBRE/Hercules flows. Lead documentation of layout methodologies, collaborate within the library team, and train junior engineers, including support for memory compiler workflows where applicable.
Location: Singapore
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Understand and apply IC layout guidelines (standard cells, I/O, memories) and new process rules to ensure quality layout.
  • •Create and manage schedule timeline and perform layout floor-planning and hierarchy layout/chip integration.
  • •Complete quality layout and verification within planned schedule for experienced execution without supervision.
  • •Apply physical verification and memory-layout knowledge, including LVS/DRC/ERC/antenna/electro-migration related checks.
  • •Lead or train junior engineers, communicate well with the library team, and compile documentation for layout methodology and guidelines.

Key Requirements

  • •8+ years of experience in IC layout with strong layout knowledge.
  • •Proficiency with Cadence layout and Cadence schematic capture.
  • •Experience using CALIBRE and Hercules verification tools for physical verification.
  • •Strong knowledge of submicron processes (e.g., 16nm, 7nm, 5nm, 2nm, A14 and below) and digital (standard cell, memory, I/O) layout.
  • •Experience in memory layout and physical verification (LVS, DRC, ERC, antenna, electro migration in CMOS processes).
Experience:8+ yearsSemiconductorIC designMemory layout
Skills:LeadershipSelf-relianceCommunicationProject managementAbility to work independently
Tech Stack:Cadence layoutCadence schematic captureCALIBREHerculesVIRTUOSOXLVXLEXLLVSDRCERCAntennaElectro MigrationFloor-planningHierarchy layoutChip integrationSKILL

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn