Broadcom

1 week ago

Staff Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 7 hours agoStatus: Live

Job Summary

Work on SOC physical design across multiple phases, including floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna). Drive congestion, timing, and area optimization using equivalence checks, STA, crosstalk and noise analysis, power optimization, and implement timing/functional ECOs. Collaborate in a global team, solve closure problems, and use tools like Innovus/Encounter and ICC/Caliber/LEC/Primetime.

Location: India

Workplace: Onsite

Employment Type: Full time

Job Function: Hardware, Embedded & Systems Engineering

Seniority: Sr. Manager level

Key Responsibilities

•Perform SOC physical design tasks from floor-planning and partitioning through placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna).
•Drive congestion, timing, and area closure by running equivalence checks, STA, crosstalk delay analysis, noise analysis, and power optimization.
•Implement timing and functional ECOs and support formal verification and timing analysis.
•Resolve congestion and timing closure issues using strong problem-solving and technical analysis.
•Work independently, guide team members, and collaborate effectively in a global, dynamic environment.

Key Requirements

•Experience with SOC physical design activities across block level including floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna).
•Ability to meet congestion, timing, and area metrics using equivalence checks, STA, crosstalk delay analysis, noise analysis, and power optimization.
•Experience implementing timing and functional ECOs and performing timing analysis and formal verification.
•Familiarity with tools such as Innovus/Encounter, ICC, Caliber, LEC, and Primetime.
•Excellent communication skills and the ability to work independently while guiding other team members in a global environment.

Experience:SOC physical design

Skills:Problem solvingCommunicationIndependent workTeam collaborationAdaptability

Tech Stack:InnovusEncounterICCCaliberLECPrimetimeLVSDRCERCSTAECOCrosstalk delay analysisNoise analysisPower optimization

Company Brief

Broadcom

Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Irvine, United States

Founded: 1991

Website LinkedIn

Loading job details...

Preparing the role view and application actions.

Broadcom

1 week ago

Staff Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 7 hours agoStatus: Live

Job Summary

Location: India

Workplace: Onsite

Employment Type: Full time

Job Function: Hardware, Embedded & Systems Engineering

Seniority: Sr. Manager level

Key Responsibilities

•Perform SOC physical design tasks from floor-planning and partitioning through placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna).
•Drive congestion, timing, and area closure by running equivalence checks, STA, crosstalk delay analysis, noise analysis, and power optimization.
•Implement timing and functional ECOs and support formal verification and timing analysis.
•Resolve congestion and timing closure issues using strong problem-solving and technical analysis.
•Work independently, guide team members, and collaborate effectively in a global, dynamic environment.

Key Requirements

•Experience with SOC physical design activities across block level including floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna).
•Ability to meet congestion, timing, and area metrics using equivalence checks, STA, crosstalk delay analysis, noise analysis, and power optimization.
•Experience implementing timing and functional ECOs and performing timing analysis and formal verification.
•Familiarity with tools such as Innovus/Encounter, ICC, Caliber, LEC, and Primetime.
•Excellent communication skills and the ability to work independently while guiding other team members in a global environment.

Experience:SOC physical design

Skills:Problem solvingCommunicationIndependent workTeam collaborationAdaptability

Tech Stack:InnovusEncounterICCCaliberLECPrimetimeLVSDRCERCSTAECOCrosstalk delay analysisNoise analysisPower optimization

Company Brief

Broadcom

Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Irvine, United States

Founded: 1991

Website LinkedIn