Senior Design Verification Engineer

Join the Silicon Chassis team to develop and verify Intellectual Property (IP) logic that meets microarchitecture specifications. You’ll build and maintain test benches and verification environments using OVM and UVM, run functional and system-level simulations, debug failures, and collaborate with architects, RTL, and physical design teams. The role also includes analyzing power/timing impacts, documenting verification results, and improving verification infrastructure and tool flows.