Memory Subsystem Architect and Design Engineer at AMD (Santa Clara)