SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O)

Micron Technology
Boise, San Jose
Workplace: OnsiteFull timeUSD 159,000 - 347,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 10+ yearsEducation: mastersSkills: ["Written communication","Cross-discipline collaboration"]

Design custom mixed-signal PHY analog blocks for high-speed interfaces, with clocking as the primary focus. Own the end-to-end flow from specification through schematic, simulation, and layout collaboration, then support silicon bring-up by correlating measurements to simulations and driving root-cause learning. Help define PHY analog architecture, build transistor-level testbenches, and create documentation that enables follow-on product adoption.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
1 week ago

SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 12 hours agoStatus: Live

Job Summary

Design custom mixed-signal PHY analog blocks for high-speed interfaces, with clocking as the primary focus. Own the end-to-end flow from specification through schematic, simulation, and layout collaboration, then support silicon bring-up by correlating measurements to simulations and driving root-cause learning. Help define PHY analog architecture, build transistor-level testbenches, and create documentation that enables follow-on product adoption.
Location: Boise, San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Own the design of custom analog blocks from specification through schematic and simulation, with clocking (PLL/DLL/CDR) as the primary focus.
  • •Contribute to top-level PHY analog architecture decisions, including clocking topology, signal chain partitioning, and power domain strategy.
  • •Develop and maintain transistor-level simulation testbenches and run corner, Monte Carlo, and mismatch analysis to assess design margin and yield sensitivity.
  • •Collaborate with layout and support post-silicon characterization by correlating measured results to simulation and identifying root causes of performance delta.
  • •Author block-level specifications, simulation summary reports, and interface control documents that define authoritative team references.

Pay and Benefits

Salary: USD 159,000 - 347,000 annually
Perks:Health InsuranceDentalVisionPaid LeavePaid Holidays

Key Requirements

  • •BS, MS, or PhD in Electrical Engineering or a related field (MS/PhD strongly preferred).
  • •10+ years of analog/mixed-signal IC design experience with at least one tape-out in a primary circuit ownership role.
  • •Deep expertise in clocking circuit design (PLL, DLL, or CDR) with transistor-level implementation in advanced CMOS nodes.
  • •Strong transistor-level simulation skills using HSpice (or equivalent), including corner, Monte Carlo, and mismatch analysis for yield-aware design.
  • •Solid understanding of jitter analysis and experience defining analog-digital interfaces in a mixed-signal environment.
Experience:10+ yearsAnalogMixed-signal IC designHigh-speed signalingSemiconductorsSilicon characterization
Education:Master's in Electrical Engineering
Skills:Written communicationCross-discipline collaboration
Tech Stack:PLLDLLCDRHSpiceCTLEDFEVerilog-AMSRNMUCIeAIBBoW

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn