Design Verification Engineer

Own part of the flash memory controller IP verification from strategy through sign-off. Develop verification plans, coverage strategies, and test cases using simulation and formal techniques. Build UVM components, write assertion checks, run regressions, and debug failures to resolve RTL bugs and improve testbench quality. Improve existing DV flows using modern methodologies, supporting IP-level and SoC-level digital verification for high-density flash memory.