ASIC/FPGA Design Engineer

Ciena
Gurugram
Full timeFunction: Design (Product/UX/UI/Visual)Experience: 10+ yearsEducation: mastersSkills: ["Problem-solving","Analytical thinking","Independent thinking","Communication","Collaboration"]

Design, develop, and verify ASIC and FPGA digital logic for networking hardware, supporting FPGA data path and control functions across the product lifecycle. Lead VLSI work from specification through synthesis, place and route, and timing closure, including simulation, lab bring-up, and debugging. Collaborate on hardware-software integration, investigate customer issues, and mentor junior engineers. Use Verilog/SystemVerilog and tools such as Vivado and Quartus.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Ciena
Ciena
9 hours ago

ASIC/FPGA Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live

Job Summary

Design, develop, and verify ASIC and FPGA digital logic for networking hardware, supporting FPGA data path and control functions across the product lifecycle. Lead VLSI work from specification through synthesis, place and route, and timing closure, including simulation, lab bring-up, and debugging. Collaborate on hardware-software integration, investigate customer issues, and mentor junior engineers. Use Verilog/SystemVerilog and tools such as Vivado and Quartus.
Location: Gurugram
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Design, develop, and verify digital logic for ASICs and FPGAs using Verilog and SystemVerilog.
  • •Contribute to VLSI design from specification through synthesis, place and route, and timing closure.
  • •Perform logic simulation and analyze results to validate functional correctness and performance.
  • •Collaborate on hardware-software integration to enable system operation, including lab bring-up, debugging, and validation.
  • •Investigate customer issues, deliver resolutions, and mentor new graduates and junior team members.

Key Requirements

  • •Master’s degree in Electrical Engineering OR Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • •10+ years of progressive engineering experience, ideally in a product development company.
  • •Apply ASIC/FPGA design methodologies and use Verilog and SystemVerilog for digital design and verification.
  • •Experience with IP integration and hardware-software integration.
  • •Knowledge of transport system design and protocols including Ethernet and OTN, plus interfaces such as PCIe, SPI, I2C, and MDIO.
Experience:10+ yearsProduct developmentNetworking hardware
Education:Master's in Electrical Engineering, Computer Engineering, or related field
Skills:Problem-solvingAnalytical thinkingIndependent thinkingCommunicationCollaboration
Tech Stack:VerilogSystemVerilogVLSIVivadoQuartusEthernetOTNPCIeSPII2CMDIOVLSI synthesisPlace and routeTiming closureIP integrationHardware-software integration

Company Brief

Ciena
Provides networking systems, software, and services that enable service providers, cloud operators, and enterprises to deliver high-capacity connectivity and adaptive network solutions worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Hanover, United States
Founded: 1992
Glassdoor
Glassdoor: 3.8
WebsiteLinkedIn