PD Leadership role

AMD
Bengaluru
Workplace: OnsiteFull timeINR 7,000,630 - 10,000,900 annuallyFunction: Administration & Executive AssistanceExperience: 15+ yearsEducation: phdSkills: ["Leadership","Mentoring","Communication","Strategic planning","Cross-functional collaboration","Project management"]

Lead AMD’s S3 India Physical Design implementation team to drive RTL2GDSII success for advanced SoCs/ASICs across DPU/APU/GPU and other high-performance workloads. Own physical design, timing closure, power optimization, and signoff strategy while overseeing synthesis, constraints, PnR, physical verification, and full-chip integration. Collaborate across architecture, design, verification, DFT, and product teams, develop methodologies, mentor engineers, and partner with CAD/EDA vendors to improve closure and execution.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
21 hours ago

PD Leadership role

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live

Job Summary

Lead AMD’s S3 India Physical Design implementation team to drive RTL2GDSII success for advanced SoCs/ASICs across DPU/APU/GPU and other high-performance workloads. Own physical design, timing closure, power optimization, and signoff strategy while overseeing synthesis, constraints, PnR, physical verification, and full-chip integration. Collaborate across architecture, design, verification, DFT, and product teams, develop methodologies, mentor engineers, and partner with CAD/EDA vendors to improve closure and execution.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Mid level

Key Responsibilities

  • •Drive RTL2GDSII physical design implementation and signoff activities for multiple SoC/ASIC projects, including timing closure and verification (timing, physical verification, IREM, power, etc.).
  • •Provide leadership and mentoring for convergence across complex tiles/partitions/blocks and multiple subsystems/IPs (e.g., PCIe, DDR, CPUs, GPUs, Gfx, ETH, UCIE).
  • •Collaborate cross-functionally with architecture, design, verification, DFT, and product management teams to meet PPA goals and execution milestones.
  • •Develop and advance physical design methodologies and strategic direction for SoC/subsystem and tile/partition execution; drive adoption of latest flows and AI technologies.
  • •Oversee integration readiness by collaborating with CAD/EDA vendors, define RTL2GDSII KPIs, and track convergence status to report progress to senior leadership.

Pay and Benefits

Salary: INR 7,000,630 - 10,000,900 annually

Key Requirements

  • •Minimum 15 years of physical design experience from RTL to GDS, including STA, physical verification, timing signoff, and tapeout.
  • •Expertise in SoC and block-level implementation, including floorplanning, timing closure, and physical verification.
  • •Strong knowledge of physical design verification and signoff techniques such as Formal Equivalence, IR&EM, timing closure (STA), and physical verification.
  • •Expert understanding of power, performance, and area (PPA) optimization techniques.
  • •Ability to drive/manage projects from RTL to GDS and manage multiple tape-outs (at least 5–10).
Experience:15+ yearsSemiconductorSoCASICRTL2GDSIIEDAPhysical design
Education:PhD / Doctorate in Computer/Electronics/Electrical Engineering
Skills:LeadershipMentoringCommunicationStrategic planningCross-functional collaborationProject management
Languages:English
Tech Stack:SynthesisConstraintsPnRSTATiming closurePhysical verificationTiming signoffRTL2GDSIIFloorplanningPower optimizationFormal EquivalenceLECIR&EMVCLPLow Power ChecksVSISHELL scriptingPythonPerlTCL

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn