PCIe Verification Engr

Senior-level verification engineer focusing on PCIe IP with extensive UVM-based testbenches, coverage management, and protocol experience (PCIe Gen5/6/7, PIPE, AMBA AXI/AHB/APB) to drive high-performance design verification.