Senior Engineer - Standard Cell Design

Micron Technology
Hyderabad
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Skills: ["Communication","Teamwork","Collaboration","Problem-solving"]

Design and maintain standard cells for new DRAM products on emerging technologies. Partner closely with DTCO to develop stdcells architecture, perform characterization and modeling for timing/power, and conduct quality analysis of liberty models. Build automation test benches, flows, and tools to improve efficiency and data analysis, and identify AI-ready opportunities to deploy scalable automation with cross-functional teams.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
3 months ago

Senior Engineer - Standard Cell Design

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 16 hours agoStatus: Live
Reposted: first listed 14 hours ago

Job Summary

Design and maintain standard cells for new DRAM products on emerging technologies. Partner closely with DTCO to develop stdcells architecture, perform characterization and modeling for timing/power, and conduct quality analysis of liberty models. Build automation test benches, flows, and tools to improve efficiency and data analysis, and identify AI-ready opportunities to deploy scalable automation with cross-functional teams.
Location: Hyderabad
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Design and maintain standard cells for new DRAM products on new technology.
  • •Collaborate with DTCO to develop stdcells architecture for emerging technologies.
  • •Characterize and model standard cells to provide timing/power models and validate liberty models for performance, power, and functionality.
  • •Develop automation test benches/flows/tools to improve efficiency and enable data analysis.
  • •Work with international colleagues and cross-functional teams to build scalable flows/tools and deploy AI-based automation where appropriate.

Key Requirements

  • •Strong understanding of CMOS circuit design and CMOS device physics and layout.
  • •Experience across the total standard cell flow from DTCO development/spec definition through lib release, including RTL/GDS flow setup and block-level timing analysis with ICC2.
  • •Hands-on characterization and modeling using tools such as Siliconsmart/Liberate, plus Synopsys EDA flow experience (preferred).
  • •Proficiency with simulation and analysis tools including Primetime, Solido Analytics, and analog/digital simulation (e.g., HSPICE, HSIM, VerilogHDL, FINESIM, Simvision).
  • •Experience in standard cell design, layout, and verification, with scripting/automation skills (Skill, TCL, Perl, Python) and strong communication/teamwork.
Experience:DRAMEDASemiconductor design
Skills:CommunicationTeamworkCollaborationProblem-solving
Tech Stack:CMOSDTCORTLGDSICC2Synopsys EDAFinefetPlannerSiliconsmartLiberateCadence VirtuosoPrimetimeSolido AnalyticsHSPICEHSIMVerilogHDLFINESIMSimvisionLibertySkill

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn