Layout Designer | PMIC

Texas Instruments
Dallas
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 5+ yearsEducation: associatesSkills: ["Collaboration","Communication","Analytical problem-solving","Ownership","Time management"]

Build hands-on layouts for power management ICs, focusing on high power density applications. You’ll use analog and power layout techniques (including parasitic-aware design) to help improve thermal and electrical performance. Work closely with circuit designers and the design team to deliver quality layouts on schedule, while adopting new tools and verification flows such as DRC, LVS, PEX, and parasitic extraction.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Texas Instruments
Texas Instruments
2 days ago

Layout Designer | PMIC

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 18 hours agoStatus: Live

Job Summary

Build hands-on layouts for power management ICs, focusing on high power density applications. You’ll use analog and power layout techniques (including parasitic-aware design) to help improve thermal and electrical performance. Work closely with circuit designers and the design team to deliver quality layouts on schedule, while adopting new tools and verification flows such as DRC, LVS, PEX, and parasitic extraction.
Location: Dallas
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Develop and execute power-management IC layouts for high power density applications.
  • •Apply analog and power layout expertise to deliver high-quality, parasitic-aware designs.
  • •Collaborate with circuit designers and the design team to deliver layouts on schedule.
  • •Adopt new tools, systems, and processes to improve design flows.
  • •Contribute to improving thermal and electrical performance in power solutions.

Key Requirements

  • •Minimum education: Associate degree.
  • •Minimum of 5 years of experience.
  • •Deep understanding of analog and power layout techniques (matching, symmetry, current density, electromigration, IR drop management).
  • •Experience with high-voltage design rules and isolation/device spacing for BCD/HV processes.
  • •Proficiency with layout tools and verification flows such as Cadence Virtuoso, DRC, LVS, PEX, and parasitic extraction (ECL/GTC Required).
Experience:5+ yearsSemiconductorsIC designPower management
Education:Associate's
Skills:CollaborationCommunicationAnalytical problem-solvingOwnershipTime management
Tech Stack:Cadence VirtuosoDRCLVSPEXParasitic extraction

Company Brief

Texas Instruments
Designs and manufactures semiconductors and analog chips used in industrial, automotive, personal electronics, communications, and enterprise systems. It is one of the world’s largest semiconductor companies, with a broad portfolio of embedded processing and power products.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Dallas, United States
Founded: 1930
WebsiteLinkedIn