Senior Mask Design Engineer - Hardware

Senior hardware-focused mask layout engineer responsible for physical layout of high-speed mixed-signal blocks (PLL, SerDes, ADCs) in sub-micron CMOS technologies. Works with ASIC/mixed-signal teams using Cadence tools to ensure design-rule compliance, floorplanning, and integration into VLSI products, delivering robust layouts and automation-ready flows.