SOC Clock Distribution Engineer

Design and optimize SOC clock distribution and related timing/physical design aspects for NVIDIA’s System-On-Chip. Work on partitioning, CDC, trial synthesis, and design quality checks, collaborating with RTL, CAD, packaging, software, and DFT teams to deliver robust, optimized clock solutions for complex networking chips.