Mixed Signal Logic Design Engineer

Join Intel’s Memory PHY Group to own and deliver the logic design of Mixed Signal IPs for high-speed DDRPHY IPs. You’ll define architecture/microarchitecture, implement RTL in SystemVerilog, and build automation flows for IP logic design while ensuring RTL quality with Front End tools. Collaborate across cross-functional teams to drive IP area/power improvements and pre/post-silicon validation.