Debug Lead Engineer

AMD
Bengaluru
Workplace: OnsiteFull timeINR 6,360,620 - 9,086,600 annuallyFunction: Administration & Executive AssistanceExperience: 15+ yearsSkills: ["Communication","Collaboration","Leadership","Planning","Problem-solving"]

Lead system-level engineering across pre- and post-silicon phases for AMD SoC features, coordinating with DV, Platform, BIOS, and FW teams. Drive emulation-based feature enablement, diagnose and triage silicon issues, guide test plans, and ensure robust documentation and milestone delivery for x86 hardware-software integration.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
4 months ago

Debug Lead Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 minutes agoStatus: Live

Job Summary

Lead system-level engineering across pre- and post-silicon phases for AMD SoC features, coordinating with DV, Platform, BIOS, and FW teams. Drive emulation-based feature enablement, diagnose and triage silicon issues, guide test plans, and ensure robust documentation and milestone delivery for x86 hardware-software integration.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Administration & Executive Assistance

Key Responsibilities

  • •Assume technical responsibility from Pre-silicon to Post-silicon environment for Feature enablement and SoC-System level flow for use cases.
  • •Pre-Silicon: New SOC features enablement, implementation and coverage plan in Emulation
  • •Pre-silicon: Review all Silicon bugs that deferred out SOC Tape out and ensure it does not impact the system level features / use cases.
  • •Post Silicon: Lead the Bring-up planning in collaboration with Silicon teams, Platform, Firmware / BIOS, Post Si Validation team so we have the fastest and functional bring-up as soon as silicon arrives in the lab.
  • •Post Silicon: Partner with SOC NPI PM and be the technical lead to support & debug SOC related challenges from Tape out all the way to SOC IP milestone.
  • •Post Silicon: Lead cross-functional critical silicon issue debug, uplevel and communicate the updates into core teams and Management program reviews.
  • •Post Silicon: Provide inputs to Silicon Validation teams on coverage for New SOC features, enablement, implementation, IPs, and functional coverage at the system level.
  • •Exhibit strong technical leadership on X86 architecture and associated feature implementation
  • •Exhibit great technical depth in the post silicon enablement and validation of both HW and FW aspects to take the right technical decisions for the team

Pay and Benefits

Salary: INR 6,360,620 - 9,086,600 annually

Key Requirements

  • •Highly skilled engineer with over 15 years of experience.
  • •Solid experience in Pre- and Post-Silicon enablement and validation with BIOS/FW/SW intercepting knowledge.
  • •Solid Experience and Knowledge in the HW and FW aspects of X86 design.
  • •Experience connecting Hardware, Firmware, and Software across cross-functional teams (DV, Platform, BIOS, SW).
  • •Experience with high-speed I/Os and interconnects (PCIe Gen4+, DDR4/5, USB4/3.2/3.1) and power management.
Experience:15+ yearsSemiconductorHardwareEmbeddedX86BIOS
Skills:CommunicationCollaborationLeadershipPlanningProblem-solving
Languages:English
Tech Stack:EmulationX86BIOSFirmwarePythonTCL

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn