2 months ago

Static Timing Analysis Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 3 hours agoStatus: Live

Job Summary

Hands-on timing engineer role focused on timing analysis, constraints, and clock network optimization for Intel’s next-generation SoCs. Collaborate with architecture, clock design, logic design, and backend teams to ensure high-performance, low-power timing while delivering robust timing models and CPU/go-to-market readiness for cutting-edge HPC and AI workloads.

Location: Bengaluru

Workplace: Hybrid

Employment Type: Full time

Job Function: Software Engineering

Key Responsibilities

•Perform timing analysis and optimization to ensure design functionality and performance at the chip and block levels.
•Generate and verify timing constraints, addressing and resolving timing violations during SoC development.
•Conduct timing rollups, develop and implement power-optimized clock networks, and ensure alignment with high-performance, low-power guidelines.
•Define and implement methodologies to deliver quality timing models that enhance the efficiency of the physical design process.
•Set process, voltage, and temperature (PVT) conditions for timing analysis based on product plans and operating conditions.

Key Requirements

•Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
•8+ years of experience in Physical Design with a Bachelor’s degree, 6+ years with a Master’s degree, or 4+ years with a PhD.
•Proficiency in static timing analysis tools and methodologies.
•Demonstrated expertise in timing modeling, verification, constraint generation, and optimization techniques.
•Technical understanding of PVT conditions and their application in timing analysis.

Experience:SemiconductorsSoCHardware design

Education:Bachelor's

Skills:CollaborationCommunicationProblem-solving

Tech Stack:Static timing analysisTiming modelingClock networksSoC design

Company Brief

Intel

Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1968

Glassdoor: 3.8

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

Intel

2 months ago

Static Timing Analysis Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 3 hours agoStatus: Live

Job Summary

Location: Bengaluru

Workplace: Hybrid

Employment Type: Full time

Job Function: Software Engineering

Key Responsibilities

•Perform timing analysis and optimization to ensure design functionality and performance at the chip and block levels.
•Generate and verify timing constraints, addressing and resolving timing violations during SoC development.
•Conduct timing rollups, develop and implement power-optimized clock networks, and ensure alignment with high-performance, low-power guidelines.
•Define and implement methodologies to deliver quality timing models that enhance the efficiency of the physical design process.
•Set process, voltage, and temperature (PVT) conditions for timing analysis based on product plans and operating conditions.

Key Requirements

•Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
•8+ years of experience in Physical Design with a Bachelor’s degree, 6+ years with a Master’s degree, or 4+ years with a PhD.
•Proficiency in static timing analysis tools and methodologies.
•Demonstrated expertise in timing modeling, verification, constraint generation, and optimization techniques.
•Technical understanding of PVT conditions and their application in timing analysis.

Experience:SemiconductorsSoCHardware design

Education:Bachelor's

Skills:CollaborationCommunicationProblem-solving

Tech Stack:Static timing analysisTiming modelingClock networksSoC design

Company Brief

Intel

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1968

Glassdoor: 3.8

Website LinkedIn Glassdoor