Senior Physical Design Engineer

Drive physical design and timing from netlist to GDS in a high-performance semiconductor environment. Collaborate with mixed-signal and front-end teams to ensure robust timing, RC extraction, and verification through DRC/EC/ LVS checks, enabling scalable, low-power designs for NVIDIA GPUs.