Intel

1 month ago

Senior EDA Tools Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 5 hours agoStatus: Live

Job Summary

Senior EDA Tools Software Engineer to lead development of a brand-new chassis automation platform, architecting scalable toolchains for generating RTL/verification collateral, and mentoring engineers. You will collaborate with architecture, RTL, DV, and SoC integration teams to translate architectural intent into automated outputs, driving PPA optimization and end-to-end execution across multiple SoC programs in Intel’s silicon chassis team.

Location: Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Software Engineering

Seniority: Sr. Manager level

Key Responsibilities

•Architect, design, and implement a brand-new chassis automation tool to meet requirements across multiple SoC programs, ensuring scalability, maintainability, and extensibility.
•Analyze chassis and interconnect architecture specifications and build tooling to translate requirements into outputs such as RTL, RDL, verification collateral, timing, and integration artifacts.
•Develop automation flows that convert architectural intent into concrete implementations, including topology generation, parameter derivation, register definitions, and collateral.
•Integrate with frontend and backend tool flows to enable robust validation and quality checks across generated artifacts (RTL, Verilog, SDC, RDL).
•Mentor and guide engineers, establishing best practices in software design, testing, and maintainability, and elevating overall team effectiveness.

Pay and Benefits

Salary: USD 173,660 - 330,340 annually

Equity and Bonus:Equity

Perks:EquityHealth InsuranceRetirementPaid Leave

Key Requirements

•Bachelor's degree in Electrical Engineering, Computer Science, or a related field, with 9+ years of experience in CAD/EDA tooling, design automation, or semiconductor development OR Master's degree with 8+ years of experience
•5+ years’ experience building scalable, maintainable software systems and frameworks
•4+ years’ experience in Python or similar language designing and validating structured schemas using JSON or YAML
•2+ years’ experience with digital SoC design concepts, including RTL hierarchy, synthesis flows, and parameterized IP design
•2+ years’ experience with SystemVerilog to understand and validate generated design outputs
•2+ years’ experience templating systems or code generation frameworks used for structured RTL or collateral generation
•1+ years’ experience with version control (Git), code reviews, unit/integration testing, and CI/CD practices

Experience:EDA toolingSemiconductor

Skills:CommunicationProblem-solvingMentoringLeadership

Languages:English

Tech Stack:PythonSystemVerilogJSONYAMLRTLRDLIP-XACTNoCAXIPCIe

Company Brief

Intel

Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1968

Glassdoor: 3.8

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

Intel

1 month ago

Senior EDA Tools Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 5 hours agoStatus: Live

Job Summary

Location: Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Software Engineering

Seniority: Sr. Manager level

Key Responsibilities

•Architect, design, and implement a brand-new chassis automation tool to meet requirements across multiple SoC programs, ensuring scalability, maintainability, and extensibility.
•Analyze chassis and interconnect architecture specifications and build tooling to translate requirements into outputs such as RTL, RDL, verification collateral, timing, and integration artifacts.
•Develop automation flows that convert architectural intent into concrete implementations, including topology generation, parameter derivation, register definitions, and collateral.
•Integrate with frontend and backend tool flows to enable robust validation and quality checks across generated artifacts (RTL, Verilog, SDC, RDL).
•Mentor and guide engineers, establishing best practices in software design, testing, and maintainability, and elevating overall team effectiveness.

Pay and Benefits

Salary: USD 173,660 - 330,340 annually

Equity and Bonus:Equity

Perks:EquityHealth InsuranceRetirementPaid Leave

Key Requirements

•Bachelor's degree in Electrical Engineering, Computer Science, or a related field, with 9+ years of experience in CAD/EDA tooling, design automation, or semiconductor development OR Master's degree with 8+ years of experience
•5+ years’ experience building scalable, maintainable software systems and frameworks
•4+ years’ experience in Python or similar language designing and validating structured schemas using JSON or YAML
•2+ years’ experience with digital SoC design concepts, including RTL hierarchy, synthesis flows, and parameterized IP design
•2+ years’ experience with SystemVerilog to understand and validate generated design outputs
•2+ years’ experience templating systems or code generation frameworks used for structured RTL or collateral generation
•1+ years’ experience with version control (Git), code reviews, unit/integration testing, and CI/CD practices

Experience:EDA toolingSemiconductor

Skills:CommunicationProblem-solvingMentoringLeadership

Languages:English

Tech Stack:PythonSystemVerilogJSONYAMLRTLRDLIP-XACTNoCAXIPCIe

Company Brief

Intel

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1968

Glassdoor: 3.8

Website LinkedIn Glassdoor