EMIR/ESD Engineer

Cisco
Yerevan
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 3+ yearsEducation: mastersSkills: ["Collaboration","Cross-functional teamwork"]

Join Cisco’s ASIC Physical Design team to deliver chip-level EMIR and ESD analysis across end-to-end physical implementation, from RTL to GDSII. Investigate complex results, propose optimizations to protect design integrity, and partner with package teams and block owners to ensure robust power grid performance. Work with EDA tool vendors and internal flow teams to improve sign-off methodologies, supporting high-reliability tape-out.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
3 days ago

EMIR/ESD Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live

Job Summary

Join Cisco’s ASIC Physical Design team to deliver chip-level EMIR and ESD analysis across end-to-end physical implementation, from RTL to GDSII. Investigate complex results, propose optimizations to protect design integrity, and partner with package teams and block owners to ensure robust power grid performance. Work with EDA tool vendors and internal flow teams to improve sign-off methodologies, supporting high-reliability tape-out.
Location: Yerevan
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Perform comprehensive chip-level EMIR and ESD analysis to ensure reliability of next-generation designs.
  • •Investigate complex EMIR and ESD results and propose/implement optimizations to maintain design integrity.
  • •Collaborate with package teams and block owners to guide design fixes and ensure robust power grid performance.
  • •Coordinate with EDA tool vendors and flow teams to enhance the accuracy and scalability of sign-off methodologies.
  • •Contribute to end-to-end physical implementation to meet performance and reliability standards before tape-out.

Key Requirements

  • •Bachelor's or Master's degree in Electrical Engineering or Computer Science.
  • •3+ years of hands-on experience in ASIC design and verification.
  • •Strong understanding of schematics and layout in FinFET technologies.
  • •Experience in deep submicron CMOS technologies.
  • •Hands-on experience in RTL-to-GDSII flow, floorplanning, and power planning.
Experience:3+ years
Education:Master's in Electrical Engineering or Computer Science
Skills:CollaborationCross-functional teamwork
Tech Stack:EMIRESDASIC designVerificationFinFETDeep submicron CMOSRTL-to-GDSIIFloorplanningPower planningPnRSynopsysCadenceSiemensPythonTCLBashEDASign-off methodologiesTape-outGDSII

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor