DFT Engineer

Own chip-level DFT efforts by defining DFT architecture, implementing core DFT schemes such as scan, boundary scan, Mem BIST, and Logic BIST, and validating DFT logic and test patterns through simulation. Perform static timing analysis for test modes, and support ATE bring-up by debugging and refining DFT patterns on ATE in Shanghai.