SR RTL DESIGN

Micron Technology
Boise
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Education: mastersSkills: ["Collaboration","Documentation","Quality-focused execution","Cross-functional communication","Problem-solving"]

Design and develop DRAM digital and mixed-signal RTL blocks for advanced memory products, owning the RTL lifecycle from specification through signoff. Build digital and mixed-signal components using RTL-to-GDS flows, implement power/area-efficient designs, and run front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR. Partner with physical design teams to achieve timing closure and PPA targets while minimizing silicon risk.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
2 months ago

SR RTL DESIGN

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 19 hours agoStatus: Live

Job Summary

Design and develop DRAM digital and mixed-signal RTL blocks for advanced memory products, owning the RTL lifecycle from specification through signoff. Build digital and mixed-signal components using RTL-to-GDS flows, implement power/area-efficient designs, and run front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR. Partner with physical design teams to achieve timing closure and PPA targets while minimizing silicon risk.
Location: Boise
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Contribute to RTL build of digital and mixed-signal components for DRAM using RTL-to-GDS flows.
  • •Implement and document high-performance, power- and area-efficient RTL designs meeting product specifications.
  • •Perform front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR.
  • •Collaborate with physical design and implementation teams to achieve timing closure and PPA goals.
  • •Use power-, clock-, and implementation-aware RTL design practices to minimize silicon risk.

Pay and Benefits

Perks:Health InsuranceDentalVisionPaid LeavePaid Time-off

Key Requirements

  • •Master’s degree in Electrical Engineering with 4+ years of experience, or Bachelor’s degree with 5+ years of pre-silicon RTL design experience.
  • •Develop RTL for complex digital IP from specification through implementation handoff.
  • •Hands-on experience with ASIC low-power design methodologies, including UPF-based power intent and CDC/RDC analysis.
  • •Strong knowledge of ASIC design flows, including RTL design, logic synthesis, verification, and static timing analysis.
  • •Proficiency in Verilog/SystemVerilog and industry-standard RTL simulation tools.
Experience:Pre-silicon RTL designASIC low-power designDRAMMemoryMixed-signal
Education:Master's in Electrical Engineering
Skills:CollaborationDocumentationQuality-focused executionCross-functional communicationProblem-solving
Tech Stack:RTL-to-GDSRTL designVerilogSystemVerilogUPFCDCRDCLintSynthesisStatic timing analysisTiming QoRASICLogic synthesisRTL simulation tools

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn