Samsung

3 months ago

SoC Architect, Coherent Interconnect

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 15 hours agoStatus: Live

Job Summary

We are seeking an experienced SoC Architect to design coherent interconnect architectures and memory subsystems for Samsung’s premium chipsets. You’ll shape NoC designs, cache coherence protocols, and high-speed interfaces, collaborating with global teams to optimize performance, power, and area while enabling on-device ML. This role focuses on hardware-software integration across IP blocks and system-level design within a leading semiconductor group.

Location: San Jose

Workplace: Onsite

Employment Type: Full time

Job Function: Solutions Engineering & Sales Engineering

Seniority: Director level

Key Responsibilities

•Design and develop coherent interconnect architectures, including cache coherence protocols, NoC designs, and high-speed interface protocols (e.g. AXI, ACE, CHI)
•Contribute to development of interconnect IP blocks, including specification, design, verification, and validation of coherent interconnect protocols and NoC fabrics
•Analyze and optimize interconnect performance, power consumption, and area efficiency (PPA) using simulation tools, modeling, and benchmarking
•Collaborate with global teams—system architects, IP designers, and software teams—to define and optimize SoC architectures and ensure seamless integration of interconnect IP
•Take initiatives on moderate-to-complex projects and advance best practices, building trust and ownership

Pay and Benefits

Perks:Health InsuranceDentalVision401kTuition AssistanceWellness Stipend

Key Requirements

•15+ years of experience with a Bachelor's Degree in Computer Science/Engineering, or 13+ years with a Master's, or 11+ years with a Ph.D
•Deep expertise in SoC architecture, interconnect design, or related fields with a focus on coherent interconnect architectures
•Proficient in cache subsystems: design of coherent caches, optimization of caching policies, implementation of coherence protocols (e.g., MESI, MOESI)
•Prior experience working on Network-on-chip (NoC) designs and protocols (e.g., AXI, ACE, CHI)
•Experience with high-speed interface protocols such as PCIe, USB, and other standardized interfaces
•Strong understanding of system-level design principles and optimization techniques
•Skilled in programming languages such as C, C++, Python, and Verilog/VHDL
•Solid communication and collaboration skills, with curiosity to navigate ambiguity in a fast-paced, global team environment

Experience:15+ yearsSemiconductorSoCNoCIP blocksInterconnect

Education:Bachelor's

Skills:CommunicationCollaborationProblem-solvingTeamwork

Languages:English

Tech Stack:CC++PythonVerilogVHDLAXIACECHIPCIeUSBNoCLPDDRHBMDDR

Company Brief

Samsung

Global conglomerate known for consumer electronics, home appliances, semiconductors, displays, and mobile devices. Designs and manufactures a wide range of products and solutions for consumers, enterprises, and industrial customers worldwide.

Industry: Conglomerates & Holding Companies

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Seoul, South Korea

Founded: 1938

Glassdoor: 3.7

Website LinkedIn

Loading job details...

Preparing the role view and application actions.

Samsung

3 months ago

SoC Architect, Coherent Interconnect

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 15 hours agoStatus: Live

Job Summary

Location: San Jose

Workplace: Onsite

Employment Type: Full time

Job Function: Solutions Engineering & Sales Engineering

Seniority: Director level

Key Responsibilities

•Design and develop coherent interconnect architectures, including cache coherence protocols, NoC designs, and high-speed interface protocols (e.g. AXI, ACE, CHI)
•Contribute to development of interconnect IP blocks, including specification, design, verification, and validation of coherent interconnect protocols and NoC fabrics
•Analyze and optimize interconnect performance, power consumption, and area efficiency (PPA) using simulation tools, modeling, and benchmarking
•Collaborate with global teams—system architects, IP designers, and software teams—to define and optimize SoC architectures and ensure seamless integration of interconnect IP
•Take initiatives on moderate-to-complex projects and advance best practices, building trust and ownership

Pay and Benefits

Perks:Health InsuranceDentalVision401kTuition AssistanceWellness Stipend

Key Requirements

•15+ years of experience with a Bachelor's Degree in Computer Science/Engineering, or 13+ years with a Master's, or 11+ years with a Ph.D
•Deep expertise in SoC architecture, interconnect design, or related fields with a focus on coherent interconnect architectures
•Proficient in cache subsystems: design of coherent caches, optimization of caching policies, implementation of coherence protocols (e.g., MESI, MOESI)
•Prior experience working on Network-on-chip (NoC) designs and protocols (e.g., AXI, ACE, CHI)
•Experience with high-speed interface protocols such as PCIe, USB, and other standardized interfaces
•Strong understanding of system-level design principles and optimization techniques
•Skilled in programming languages such as C, C++, Python, and Verilog/VHDL
•Solid communication and collaboration skills, with curiosity to navigate ambiguity in a fast-paced, global team environment

Experience:15+ yearsSemiconductorSoCNoCIP blocksInterconnect

Education:Bachelor's

Skills:CommunicationCollaborationProblem-solvingTeamwork

Languages:English

Tech Stack:CC++PythonVerilogVHDLAXIACECHIPCIeUSBNoCLPDDRHBMDDR

Company Brief

Samsung

Industry: Conglomerates & Holding Companies

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Seoul, South Korea

Founded: 1938

Glassdoor: 3.7

Website LinkedIn