Principal Design Engineer

Cadence Design Systems
Bengaluru
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 7+ yearsSkills: ["Communication","Problem-solving","Teamwork","Customer interaction","Presentation"]

Senior hardware design engineer focused on DDR IP subsystems for CDNS DDR, performing integration, verification, and post-silicon bring-up. Leads RTL/gate-level simulations, supports SOC-level DDR integration, and collaborates with global teams to resolve complex issues and drive customer deployments.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
7 months ago

Principal Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live
Reposted: similar role first listed 9 months ago

Job Summary

Senior hardware design engineer focused on DDR IP subsystems for CDNS DDR, performing integration, verification, and post-silicon bring-up. Leads RTL/gate-level simulations, supports SOC-level DDR integration, and collaborates with global teams to resolve complex issues and drive customer deployments.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Sr. Manager level

Key Responsibilities

  • •Support integration / customization / post silicon bring up of CDNS DDR IP subsystems.
  • •Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.
  • •Support DDR Controller and PHY SOC integration reviews, and integration questions.
  • •Perform RTL and gate level simulations to verify functionality.
  • •Assist customers with gate level simulations and timing closure.

Key Requirements

  • •M.S. or BTech Electrical/Computer/Electronics Engineering (or similar degree)
  • •Experience - 7+ years
  • •sound knowledge of DDR4/5, LPDDR4/5 IP
  • •Hands on design/verification experience on DDR protocol
  • •Exposure to DDR Integration and Verification at SOC Level
Experience:7+ yearsSemiconductorDDRIPSoC
Skills:CommunicationProblem-solvingTeamworkCustomer interactionPresentation
Languages:English
Tech Stack:DDR4DDR5LPDDR4LPDDR5AXIAHBAPBAMBACadence toolsLintCDCSynthesisStatic Timing AnalysisTiming

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor