IC Design Engineer

Broadcom
India
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 6+ yearsEducation: mastersSkills: ["Analytical skills","Collaboration","Leading by example","Automation mindset"]

Lead Broadcom’s physical design methodology to achieve right-first-time silicon. Work on block and level layout, floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification for SoCs in 5nm and beyond. Execute and close timing (STA) through P&R, extraction, and verification, implement timing/functional ECOs, and build or adapt automation flows using major EDA tools. Drive improvements in TAT with quality.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
1 month ago

IC Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 10 days agoStatus: Live

Job Summary

Lead Broadcom’s physical design methodology to achieve right-first-time silicon. Work on block and level layout, floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification for SoCs in 5nm and beyond. Execute and close timing (STA) through P&R, extraction, and verification, implement timing/functional ECOs, and build or adapt automation flows using major EDA tools. Drive improvements in TAT with quality.
Location: India
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Apply and lead Broadcom’s physical design methodology and milestone flow to achieve right-first-time silicon.
  • •Perform and oversee block/level layout and physical design steps including floor-planning, partitioning, placement, clock tree synthesis, routing, and physical verification.
  • •Implement timing and functional ECOs and work toward STA closure through P&R, extraction, and physical verification.
  • •Develop and adapt automation flows to existing processes for reuse and efficiency gains.
  • •Collaborate in a multi-functional environment across sites/time zones and ensure execution quality criteria are met.

Key Requirements

  • •6+ years with MSEE/MSCS (or 8+ years with BSEE/BSCS) in digital backend design flows and physical design.
  • •Deep functional knowledge of P&R flows and ability to catch up on internal flows quickly.
  • •Proficiency in timing and physical constraints and working toward STA closure using P&R, extraction, and physical verification.
  • •Proficiency with EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level.
  • •Proficiency in Tcl and Perl; excellent analytical and collaboration skills in cross-site environments.
Experience:6+ yearsSoCBackend digital designEDA
Education:Master's
Skills:Analytical skillsCollaborationLeading by exampleAutomation mindset
Tech Stack:CadenceSynopsysMentorGenusInnovusQuantusTempusStar-RCXTDCPTPrimeRailVoltusRedhawkTclPerl

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn